Realization of Digital Filters Using Block- Floating-point Arithmetic

نویسنده

  • ALAN V. OPPENHEIM
چکیده

Recently, statistical models for the effects of roundoff noise in fixedpoint and floating-point realizations of digital filters have been proposed and verified, and a comparison between these realizations presented. In this paper a structure for implementing digital filters using block-floating-point arithmetic is proposed and a statistical analysis of the effects of roundoff noise is carried out. On the basis of this analysis, block-floating-point is compared to fixed-point and floatingpoint arithmetic with regard to roundoff noise effects. A Structure for Block-Floating-point Realization In block-floating-point arithmetic the input and filter states (Le., the outputs of the delay registers) are jointly normalized before the multiplications and adds are performed using fixed-point arithmetic. The scale factor obtained during the normalization is then applied to the final output to produce a fixed-point result. To illustrate, consider a first-order filter described by the difference equation Yn = 5, + a1yn-1. (1) For convenience we will treat all numbers as fixed-point fractions. To perform the computation in a block-floatingpoint manner, we define 1 A -~ ~. n ( 2 ) ~ ~ [ m a x { I X, 1 I yn-11 1 I where IP[M] is used to denote the integer power of two such that M<IP(M)_<2M, i.e., with M written as M=2m .P with P between + and 1, IP(M) = 2m. For M a fraction, 2’, is less than or equal to unity so that A, is greater than or equal to unity. Thus A , represents the power-of-two scaling which will jointly normalize x, and yn-l. Thus with block-floating-point we can compute y , as Manuscript received August 8, 1969. This work was sponsored by the Department of the Air Force. out in a fixed-point manner. 130 KEEE TRANSACTIONS OX AUDIO AND EL,ECTROACOCSTICS VOL. A W I 8, NO. 2 JUNE 1970 where the multiplications and addition in (3) are carried Because of the recursive nature of the computation for a digital filter, it is advantageous to modify (3) as 9, = Anz, + alAnWln (4)

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Finite Precision Block Floating Point Treatment to Direct Form, Cascaded and Parallel FIR Digital Filters

This paper proposes an efficient finite precision block floating FIR filters when realized in finite precision arithmetic with point (BFP) treatment to the fixed coefficient finite impulse response (FIR) two widely known data formats, namely, fixed-point (FxP) digital filter. The treatment includes effective implementation of all the three and floating-point (FP) representation systems, by inve...

متن کامل

Applying the Z-transform for the static analysis of floating-point numerical filters

Digital linear filters are used in a variety of applications (sound treatment, control/command, etc.), implemented in software, in hardware, or a combination thereof. For safety-critical applications, it is necessary to bound all variables and outputs of all filters. We give a compositional, effective abstraction for digital linear filters expressed as block diagrams, yielding sound, precise bo...

متن کامل

Optimal Finite-Precision Controller Realizations in Block-Floating-Point Format

The paper analyzes the properties of the controller coefficient perturbation resulting from using finite word length (FWL) block-floating-point arithmetic and investigates the closed-loop stability issue of finite-precision realizations for digital controllers implemented in block-floating-point format. A true FWL closed-loop stability measure is derived which considers both the dynamic range a...

متن کامل

Feasibility of Fixed-Point Transversal Adaptive Filters in FPGA Devices with Embedded DSP Blocks

Transversal adaptive filters for digital signal processing have traditionally been implemented into DSP processors due to their ability to perform fast floating-point arithmetic. However, with its growing die size as well as incorporating the embedded DSP block, the FPGA devices have become a serious contender in the signal processing market. Although it is not yet feasible to use floating-poin...

متن کامل

Error analysis of digital filters using HOL theorem proving

When a digital filter is realized with floating-point or fixed-point arithmetics, errors and constraints due to finite word length are unavoidable. In this paper, we show how these errors can be mechanically analysed using the HOL theorem prover. We first model the ideal real filter specification and the corresponding floating-point and fixedpoint implementations as predicates in higher-order l...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002